Rajiv Jay

Analog Mixed-Signal/SerDes Micro-Architect

Role
Serdes Micro Architect at Apple
Location
Hillsboro, OR, US
LinkedIn followers
500 followers

About Rajiv Jay

Passionate about Analog and High Speed Circuit Design.High performance SerDes and DDR IO IPs.

Experience

  1. Serdes Micro Architect

    Apple

    Jan 2025 — Present

Education

  • National Institute of Technology Calicut

    Bachelor of Technology (B.Tech.), Electronics and Communication Engg

    2006 — 2010

  • Bharatiya Vidya Bhavan, Thiruvananthapuram

    Higher Secondary School

    1992 — 2006

  • Texas A&M University

    Master's degree, Electrical and Electronics Engineering

    2013 — 2014

Skills

  • Testing
  • Verilog
  • Mixed Signal
  • Circuit Design
  • Signal Processing
  • Vhdl
  • Digital Signal Processors
  • Analog Circuit Design
  • C++
  • Analog
  • Cadence Icfb
  • Semiconductors
  • Integrated Circuit Design
  • Cadence
  • Cadence Spectre
  • Cmos
  • Cadence Virtuoso
  • C
  • Matlab
  • Characterization

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Rajiv Jay — Serdes Micro Architect at Apple in Hillsboro, OR, US | Unifers