Rahavi P.
ASIC physical design verification and convergence engineer at google | ex- SOC design engineer at Intel
- Role
- Asic Physical Design Verification and Convergence Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Rahavi P.
Electrical Engineer
Experience
Asic Physical Design Verification and Convergence Engineer
Jul 2022 — Present · IN
Education
Dr.mahalingam College of Engineering and Technology
Bachelor of Engineering (BEng), eee
2013 — 2017
Srinivasa Vidhyalaya
high school, High School/Secondary Diplomas and Certificates
2011 — 2013
BITS Pilani Work Integrated Learning Programmes
Master of Technology - MTech, Microelectronics
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.