R D Srinivasan
Principal Performance Architect at ARM | Ex-Qualcomm | Ex-Intel | Ex-Infineon
- Role
- Principal Engineer at Arm
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About R D Srinivasan
Around 15 years of experience in System Performance Modelling & Analysis for Architectural Explorationof complex multi-SoC platforms at ARM, Qualcomm & Intel, System Architect for 2.5G Ethernet PHY SoCs,Verification & Power Analysis of Automotive Micro-controller & Mobile Processor SoCs.Current focus includes performance modelling of critical subsystems for AI-enabled server class chiplets at ARM for architectural exploration, as well as performance analysis and PPA optimizations and tuning QoS to eliminate bottlenecks during peak concurrency.Key Skills: Performance Modelling & Analysis, Architecture Exploration, Ethernet, PCIe, CxL, HSIOs, Post Si bringup, Power Management, Power Estimation & Correlation, MixMode SoC, ATE Vectors.TECHINICAL SKILLSLanguages• HDLs/HVLs : System C, Verilog-AMS, Verilog, System Verilog, VHDL• Programming/Scripting : C, C++, Perl, Python (PyTorch Framework)Tools• Advanced Usage : Platform Architect (PA), FlexNoC, NCSim, Spectre-APS, Virtuoso• Intermediate Usage : PA Ultra, Matlab, Model-Sim, Verdi, Siloti, XA, CCK, Prime Time PX
Experience
Principal Engineer
Dec 2025 — Present · Bengaluru, IN
Performance modelling of critical subsystems for AI-enabled server class chiplets at ARM for architectural exploration, as well as performance analysis and PPA optimizations and tuning QoS to eliminate bottlenecks during peak concurrency.
Education
National Institute of Technology, Tiruchirappalli
Bachelor of Technology, Electrical and Electronics Engineering
2007 — 2011
National University of Singapore
Master of Science, Electrical Engineering with specialization in Nano Electronics
2017 — 2018
Skills
- Uvm
- Ptpx
- Soc
- Network Design
- System C
- Siloti
- Asic
- Pll
- Simvision
- C++
- Systemverilog
- Analog
- Functional Verification
- Oop
- Systemc
- Vlsi
- Perl
- Verdi
- C
- Verilog
- Wireless Networking
- Microcontrollers
- Mixed Signal
- Open Verification Methodology
- Vhdl
- Mobile Product Development
- Aps
- Debugging
- Ovm
- Rtl Design
- Verilog-Ams
- Ncsim
- Vera
- System on a Chip (Soc)
- Modelsim
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.