Pushkar Nath Behera
VLSI enthusiast
- Role
- Trainee at Bharat Electronics Limited
- Location
- Delhi, IN
- LinkedIn followers
- 500 followers
Experience
Trainee
Apr 2022 — Present · Noida, IN
Good at fundamental of CMOS transistor theory, MOS device structure, operation and its characteristics.2. Knowledge of designing and characterization of Standard Cell Layouts & good knowledge of complete ASIC Design flow.3. Good knowledge of PD Design Flow Setup Description: Detailed Reference Methodology setup for DC, ICCII and PT Design technology and tools specific files were correctly set for complete end to end RTL2GDS flow. Complex Optimizations in Synthesis Description: SoC Level Constraints with multi-cycle, asynchronous and multiple synchronous domain constraints.
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.