Pulak Ghoshal
Electronics and Communication Engineering (M.Tech 2022-2024)
- Role
- Post Silicon Validation Intern at Intel
- Location
- Delhi, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Post Silicon Validation Intern
Jun 2023 — Present · Bengaluru, IN
Post Silicon Validation (SV) intern
Education
Maharaja Agrasen Institute Of Technology
Bachelor of Technology - BTech, Electrical and Electronics Engineering
2018 — 2022
National Institute of Technology Delhi
Master of Technology - MTech, Electronics and Communications Engineering
2022 — 2024
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.