Priya Muchandikar
Analog Layout Design Engineer | VLSI | PMIC
- Role
- Analog Layout Design Engineer at Texas Instruments
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Priya Muchandikar
7+ years of experience in Analog Layout Design in Bicmos and other TSMC process nodes.Worked for POWER MANAGEMENT IC and analog modules.Floor planning, placement and routing of macro blocks, critical matching techniques of analog layout, dealing with parasitic resistance capacitance coupling and decoupling techniques, parasitic effects, Dcap structures.Knowledge of Device structures, CMOS structures.ESD, EM & IR drop, Antenna effects and avoiding the same.Technical Skills:1.Layout Tools- Cadence Virtuoso Layout, Layout XL.2.Schematic Tools-Cadence Schematic Editor, 3. Verification- ASSURA, PVS, LVS, DRC, ASSURA RC Extraction, Antenna, Density, High Voltage checks, EM-IR and ESD checks.
Experience
Analog Layout Design Engineer
Mar 2018 — Present
Education
Visvesvaraya Technological University
Bachelor of Engineering - BE, Electronics and Communications Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.