Preethi Srinivas
Test RnD FPGA Design Engineer at Intel Corporation
- Role
- Test Rnd Fpga Design Engineer at Intel
- Location
- Hillsboro, OR, US
- LinkedIn followers
- 500 followers
About Preethi Srinivas
FPGA design engineer for a tester platform team.
Experience
Test Rnd Fpga Design Engineer
Jul 2016 — Present · Hillsboro, OR, US
FPGA development engineer for tester platform team. Responsible for ensuring the testability andfunctionality of testers throughout the manufacturing flow. Executed and tested SERDES/Transceivers lanes with different high speed in Altera FPGA. Tested and validated the initial pin outs for a full project. Implemented the FPGA communication to external devices using SPI interface thus ensuring a successfulpower on for the different boards. Design and validation of different logic blocks executed in the project using system Verilog.
Education
Portland State University
Master's Degree, Electrical and Computer Engineering
2014 — 2016
Visvesvaraya Technological University
Bachelor's Degree, Electrical, Electronics and Communications Engineering
2010 — 2014
Skills
- Sales Management
- Rtl Design
- Matlab
- Low-Power Design
- Powerpoint
- Microsoft Excel
- Rtl Development
- C
- Fpga
- Asic
- Verilog
- Python
- Microsoft Word
- Vhdl
- Public Speaking
- Computer Architecture
- Labview
- Leadership
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.