Praveen Kumar Chitluri
Physical Design Engineer at Intel
- Role
- Physical Design Engineer at Intel
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Praveen Kumar Chitluri
1.Good Knowledge on ASIC design flow from Netlist to GDSII. 2.Hands on experience in…
Experience
Physical Design Engineer
Aug 2022 — Present · Hyderabad, IN
working in IPG Team, 18A ucie standard IP design
Education
Ramachandra College of Engineering RCEE
Master of Technology (M.Tech.), VLSI
2014 — 2017
Skills
- Chipscope Pro
- Physical Design
- Vhdl
- Xilinx Ise
- Modelsim
- Primetime
- Vlsi
- Static Timing Analysis
- Eda
- Fpga
- Soc
- Tcl
- Very-Large-Scale Integration (Vlsi)
- Logic Synthesis
- Signal Integrity
- Rtl Design
- Integrated Circuit Design
- Asic
- Caliber
- Verilog
- C
- Dsch
- Layout Versus Schematic (Lvs)
- Pyxis
- Cadence
- Microwind
- Timing Closure
- Design Rule Checking (Drc)
- Synopsys Tools
- Mentor Graphics
- Cmos
- Rtl Coding
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.