Prathamesh Save
ASIC Architect / Manager at Google
- Role
- Asic Architect Manager at Google
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Prathamesh Save
Hardware Engineer with 12+ years of expertise in logic design and micro architecture for IP and SoC. Well versed with frontend design and verification cycle, tools and post-silicon bring up to deliver high quality and high speed design in time.
Experience
Asic Architect Manager
May 2021 — Present · Mountain View, CA, US
Focused on SoC Security Architecture and Virtualization.
Education
North Carolina State University
M.S, Electrical Engineering
2006 — 2007
University of Mumbai
B.E, Electronics Engineering
2002 — 2006
Skills
- Arm
- Modelsim
- Vhdl
- Functional Verification
- C++
- Logic Synthesis
- Visual Basic
- Soc
- Timing Closure
- Rtl Design
- Debugging
- Asic
- Systemverilog
- Integrated Circuit Design
- Gnu Octave
- Formal Verification
- Shell Scripting
- Spyglass
- Html
- System on a Chip (Soc)
- Static Timing Analysis
- Logic Design
- Primetime
- Verilog
- Perl
- Gnu Make
- Application-Specific Integrated Circuits (Asic)
- Tcl
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.