Pratik Singh
Analog Circuit Design Engineer II @ Cadence | Ex-Synopsys | • DDR • High-Speed IO | BIT Mesra
- Role
- Analog Design Engineer 2 at Cadence System Design and Analysis
- Location
- Ranchi, JH, IN
- LinkedIn followers
- 500 followers
Experience
Analog Design Engineer 2
Cadence System Design and Analysis
Feb 2026 — Present
Design and development of high-speed DDR IO circuits for advanced technology nodes, focusing on performance, signal integrity, and power optimization.
Education
Birla Institute of Technology, Mesra
Bachelor of Technology - BTech, Electronics and Communications Engineering
2018 — 2022
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.