Pratik Gaikwad
Principal Design Engineer at Cadence Design Systems | Automotive Radar | BITS Pilani | VIT Pune
- Role
- Principal Design Engineer at Cadence
- Location
- Pune, MH, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Principal Design Engineer
Jan 2026 — Present · Pune, IN
Education
Kisan Veer Mahavidyalaya, Wai
HSC, Vocational Electronics
2012 — 2014
BITS Pilani Work Integrated Learning Programmes
Master of Technology - MTech, Embedded Systems
Vishwakarma Institute Of Technology
Bachelor of Technology, Electronics and Telecommunications Engineering
2014 — 2018
Skills
- Pcb Design
- Universal Asynchronous Receiver/Transmitter (Uart)
- Team Building
- Circuit Theory
- Debugging
- Data Structures
- Vlsi Cad
- Interpersonal Communication
- Embedded Operating Systems
- Integrated Circuit Design
- Real-Time Operating Systems (Rtos)
- Field-Programmable Gate Arrays (Fpga)
- Digital Electronics
- Hardware Description Language
- Vlsi System Verification
- Embedded C++
- Public Speaking
- Digital Image Processing
- Computer Architecture
- Analog Circuit Design
- Electronic Circuit Design
- Physics
- Embedded System Modelling & Simulation
- Digital Signal Processing
- Self-Directed Learning
- Robotics
- Consumer Electronics
- C
- Power Electronics Design
- Circuit Simulators
- Digital Circuit Design
- Microsoft Office
- I2c
- Time Management
- Embedded C
- Cmos
- Technological Innovation
- Research and Development (R&D)
- Vectorization
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.