Prassana Kalyan
Analog Mixed Signal Modeling & Verification Engineer
- Role
- Analog Mixed Signal Modeling & Verification Engineer at Cirrus Logic at Cirrus Logic
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
Information TechnologyView LinkedIn profile
Experience
Analog Mixed Signal Modeling & Verification Engineer at Cirrus Logic
Aug 2019 — Present · Austin, TX, US
Education
Arizona State University
Master's degree, Electrical and Electronics Engineering
SACS MAVMM Engineering College, Madurai (Anna University)
BE, Electrical and Electronics Engineering
2001 — 2005
Skills
- Very-Large-Scale Integration (Vlsi)
- System on a Chip (Soc)
- Soc
- Perl
- Eda
- Ncsim
- Analog
- Functional Verification
- Cmos
- Asic
- Cadence
- Ic
- Real Number Modeling
- Modelsim
- Vhdl
- Simulations
- Integrated Circuit Design
- Mixed Signal
- Debugging
- Semiconductors
- Cadence Virtuoso
- Systemverilog
- Spice
- Verilog
- Verilog-Ams
- Spectre
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.