Prashanth Pasunuti
Design Verification engineer
- Role
- Senior Dv Engineer at SmartSoC Solutions Pvt Ltd
- Location
- Warangal Urban, TG, IN
- LinkedIn followers
- 500 followers
About Prashanth Pasunuti
Design and Verification Engineer
Experience
Senior Dv Engineer
May 2024 — Present
Worked on I2C sub system testcases in master and slave mode2. Worked with AMD on interrupt handling. Roles and Responsibilities : 1. Worked on jira fixes wrto Scoreboard and tests.3. Currently working with MICRON client on PMIC verification. Worked on tests, sequences, Scoreboard setup for I2C/I3C, Error Injection, NVM, Register, Power Sequences 2. PNR simuation runs and reporting the timing violations
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.