Prashanth Kakkireni
SOC power architect
- Role
- Principal Engineer at 高通
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Prashanth Kakkireni
ASIC designer with proven expertise in various design fronts. fast coping up with the…
Experience
Principal Engineer
Nov 2022 — Present · Bengaluru, IN
Education
Birla Institute of Technology and Science, Pilani
MS
2009 — 2011
Jawaharlal Nehru Technological University
Btech
2002 — 2006
Skills
- Low-Power Design
- Arm
- Power Analysis
- Static Timing Analysis
- Vhdl
- Formal Verification
- Physical Verification
- Floor Plans
- Debugging
- Python
- Timing Closure
- Systemverilog
- Physical Design
- Verilog
- Tcl
- Analog
- Floorplan to Gdsii
- Ic
- Rtl Design
- Asic
- Soc
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.