Prakash Taksali
Engineering Manager at Intel Corporation
- Role
- Engineering Manager System Validation Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Engineering Manager System Validation Engineer
Oct 2020 — Present · Bangalore Urban, IN
Managing and leading the Post-Si Coherency (Mesh)/RDT Team for Xeon/Xeon D product.
Skills
- Unix
- Device Drivers
- Debugging
- Verilog
- Embedded Linux
- Arm
- Processors
- C
- X86
- Computer Architecture
- Asic
- Shell Scripting
- Functional Verification
- Perl
- Embedded Systems
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.