Prabhakar Tripathi
\"FPGA & ASIC Design Engineer | Proficient in C++ , Verilog, SystemVerilog, | Dedicated to High-Performance Hardware Solutions\"
- Role
- Siemens
- Location
- Ujjain, MP, IN
- LinkedIn followers
- 500 followers
About Prabhakar Tripathi
Passionate Electronics & Communication Engineer with a knack for FPGA & ASIC design…
Experience
Present
Education
Chandraprabha Public School
SENIOR SCHOOL CERTIFICATE EXAMINATION
2018 — 2020
Vikram University
Bachelor of Technology
2021 — 2025
Vikram University
Bachelor of Technology - BTech
2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.