Piyush Patel
FPGA Engineer
- Role
- Fpga Engineer at Vantage MedTech
- Location
- New York, NY, US
- LinkedIn followers
- 500 followers
Experience
Fpga Engineer
Apr 2020 — Present · Moonachie, NJ, US
Spearheaded FPGA development for a, enabling real-time, high-precision medical imaging.• Designed and implemented video processing pipeline modules on FPGA, optimizing performance for high-resolution video streaming.• Owned the, including: 1. and system-level design 2, simulation, and synthesis 3. and hardware testing 4. Comprehensive for compliance and knowledge transfer.• Collaborated closely with -(software, hardware, and systems engineering) to align on, ensuring timely and high-quality outcomes.
Education
BVM Engineering College (Sardar Patel University)
B.E
2003 — 2007
City University of New York-College of Staten Island
Master's degree
2019
Bai Ava Bai High School
Science Stream
2001 — 2003
Skills
- Spi
- Application-Specific Integrated Circuits (Asic)
- Firmware
- Logic Design
- Field-Programmable Gate Arrays (Fpga)
- Axi
- Embedded Systems
- Universal Asynchronous Receiver/Transmitter (Uart)
- Matlab
- Communication Protocols
- System on a Chip (Soc)
- Microcontrollers
- C
- Fpga
- Embedded Software
- Asic
- Testing
- Altera Quartus
- Logic Synthesis
- Chipscope Pro
- Logic Analyzer
- Telnet
- Verification and Validation (V&V)
- Soc
- Engineering
- Complex Programmable Logic Device (Cpld)
- Vhdl
- Simulations
- Xilinx
- Embedded C
- Mil-Std-1553
- Altera
- Static Timing Analysis
- Very-Large-Scale Integration (Vlsi)
- Modelsim
- Verilog
- Internet Protocol Suite (Tcp/Ip)
- Osvvm
- Vlsi
- Serial Protocols
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.