Pier Francesco Maria Santi

Fpga Offer Line Leader @Capgemini Engineering

Rome, IT
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Apr 2023 — Present

Fpga Offer Line Leader @Capgemini Engineering

View department →

Rome, IT

EDUCATION

1992 — 1999

Università di Roma "La Sapienza"

MSEE, Electronic Engineering

1984 — 1989

ITIS E. FERMI - Rome Italy

Bachelor of Applied Science (B.A.Sc.), Computer Software Engineering

ABOUT PIER FRANCESCO MARIA SANTI

Pier Francesco holds a Master degree in Electronics Engineering (since from the University \"La Sapienza\"​ of Rome (Italy), and has more than two decades of experiences in Electronics Hardware Design (Analog, Digital and Mixed-Signal schematics, multilayer PCB layout, Microprocessor/Microcontroller/DSP embedded software in C Language, firmwares for CPLD/FPGA written in VHDL and/or Verilog). He has worked for design houses or companies developing electronic products for a wide range of industries (mainly in the Military and medical markets). Pier now works as the FPGA Offer Line manager for Capgemini Italia spa: he spend his 50% as a manager, other 50% as a \"Hands-on\"​ engineer, being involved both as a designer (CTO) and as a project management officer (PMO).

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Pier Francesco Maria Santi — Fpga Offer Line Leader at Capgemini Engineering in Rome, IT | Unifers