Pavan Sagare Prakash
Lead Application Engineer at Cadence Design Systems
- Role
- Lead Application Engineer at Cadence
- Location
- Hillsboro, OR, US
- LinkedIn followers
- 500 followers
Information TechnologyView LinkedIn profile
About Pavan Sagare Prakash
Passionate and ability to work with ASIC design and verification. Familiarity with RTL…
Experience
Lead Application Engineer
Jul 2022 — Present · San Jose, CA, US
Education
The University of Texas at Dallas
Master’s Degree, Electrical and Electronics Engineering
2016
Malnad College of Engineering
Bachelor of Engineering (B.E.), Electrical, Electronics and Communications Engineering
2011 — 2015
Skills
- Asic
- Microsoft Word
- Java
- Universal Verification Methodology (Uvm)
- C
- Html
- Verilog
- Matlab
- Awr Microwave Office
- C#
- Asp.net
- C++
- Cadence Virtuoso
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.