Pavan K J.
Senior DFT Engineer at NVIDIA
- Role
- Senior Dft Engineer at NVIDIA
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
About Pavan K J.
Post Silicon validation of DFT Arch.* RMA debug at Speed-of-Light* System Level Test (SLT) Silicon Debug Expert* Expert in DFT Silicon Bringup and Productization planning for SLT platform.* RMA Debug Expert.* ASIL Safety goals management for Silicon used for Automotive and Industrial applications.* Timeline management and risk factor analysis.* Super user of prompt engineering solutions with calude and deployments for Silicon Debug and Silicon Test Execution flows* Working on State-of-the-Art DFT methodology.* 5+ years of academic research as a PhD student in the field of VLSI circuit testing, ATPG and fault coverage estimation.* Conducted sponsored research as part of Center for Embedded Systems (an NSF Industry/University Cooperative Research Center).* Experienced in writing technical proposals* Experienced in popular EDA toolsAcademic Research:Critical path selection in the presence of statistical delays, and test coverage in ICs.
Experience
Senior Dft Engineer
Jan 2019 — Present · San Francisco, CA, US
Works on state-of-the-art DFT methodology: design & integration for GPU and Automobile SOCs. Architectural enhancement of the latest DFT methodology.
Education
Jawaharlal Nehru Technological University
Bachelor’s Degree, Electronics and Communication Engineering
2013
Kendriya Vidyalaya
High School
1997 — 2007
Southern Illinois University, Carbondale
Doctor of Philosophy (Ph.D.), Electrical and Computer Engineering
2019
Southern Illinois University, Carbondale
Master’s Degree, Electrical and Computer Engineering
2016
Skills
- Algorithms
- Synopsys Primetime
- Cadence Virtuoso
- Microsoft Excel
- Powerpoint
- Matlab
- Very-Large-Scale Integration (Vlsi)
- Cadence Soc Encounter Compiler
- C
- Programming
- Microsoft Office
- Vlsi
- Verilog
- Synopsys Certitude
- Mixed Signal
- Perl
- Embedded Systems
- Research
- Cmos
- Cadence Encounter Rtl Compiler
- Microsoft Word
- Electronics
- Regex
- Synopsys Tools
- Vlsi Fault Grading
- Cadence
- Tcl
- Vhdl
- Cadence Nclaunch
- Testing
- Atpg
- C++
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.