Paul Zavalney

Distinguished Engineer - IC Architecture | Chip and module IP architect

Role
Distinguished Engineer - Ic Archictecture at Silicon Labs
Location
Austin, TX, US
LinkedIn followers
500 followers

About Paul Zavalney

At Silicon Labs, crafting the future of IoT wireless products is our mission, with a keen focus on semiconductor architecture and design. Leading the charge in chip and module IP architecture, my recent work emphasizes RTL design and system-on-chip (SoC) development, ensuring our products are at the forefront of technological advancement.Our team\'s dedication to excellence in digital systems architecture has been a driving force since 2018. With a robust skill set in semiconductors and RTL design honed over several years, we strive to create integrated solutions that push the boundaries of what\'s possible in the IoT space.

Experience

  1. Distinguished Engineer - Ic Archictecture

    Silicon Labs

    May 2024 — Present · Austin, TX, US

    Chip and module IP architect for IoT wireless products.

Education

  • The University of Texas at Austin

    Electrical Engineer, Devices and Materials

    1990 — 1995

Skills

  • Fpga
  • Asic
  • Hardware Architecture
  • Mixed Signal
  • Architecture
  • Timing Closure
  • Soc
  • Integrated Circuit Design
  • Rtl Design
  • Ic
  • Analog
  • Layout
  • Embedded Systems
  • Eda
  • Debugging
  • Semiconductors
  • Architectures

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Paul Zavalney — Distinguished Engineer - Ic Archictecture at Silicon Labs in Austin, TX, US | Unifers