Unifers.ai

Paul Kuhn

ASIC/FPGA/RTL specialist

Role
Silicon Dd Engineer at Mindlance
Location
Kent, WA, US
LinkedIn followers
500 followers
OtherView LinkedIn profile

Experience

  1. Silicon Dd Engineer

    Mindlance

    Dec 2025 — Present

Education

  • The Johns Hopkins University

    MS, Electrical Engineering

    1987 — 1991

  • Penn State University

    BS, Electrical Engineering

    1981 — 1985

Skills

  • Integration
  • Rf
  • Debugging
  • Soc
  • Semiconductors
  • Rtl Design
  • Field-Programmable Gate Arrays (Fpga)
  • Wireless
  • Integrated Circuit Design
  • Computer Hardware
  • Verilog
  • Embedded Systems
  • Analog
  • Hardware Architecture
  • Application-Specific Integrated Circuits (Asic)
  • Pcie
  • Simulations
  • Hardware
  • Fpga
  • Embedded Software
  • Asic
  • Digital Signal Processors
  • Ic

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Start for freeSee how it works

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.