Parag Purankar
Principal engineer @ Marvell Technology
- Role
- Principal Engineer at Marvell Technology
- Location
- Pune, MH, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Parag Purankar
19+ Year\'s of experience in FPGA Front end design and FPGA emulation prototyping
Experience
Principal Engineer
Feb 2022 — Present · Pune, IN
Education
Nagpur University
BE, Electronics
1994 — 1998
Skills
- Verilog
- C
- Systemverilog
- Java
- Perl
- Embedded Systems
- Eda
- Vlsi
- Engineering
- Microprocessors
- Clearcase
- Fpga
- Embedded Software
- Asic
- Gnu Debugger
- Management
- Software Development
- Application-Specific Integrated Circuits (Asic)
- Rtos
- Functional Verification
- Arm
- Requirements Analysis
- Microcontrollers
- Field-Programmable Gate Arrays (Fpga)
- Debugging
- System Architecture
- Soc
- Testing
- Tcl
- Analog
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.