Pankaj Dudulwar
Analog Design Engineer at Intel Corporation
- Role
- Analog Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Pankaj Dudulwar
High Speed Interface Design in 22nm & 14nm2. Worked on IO circuit design in 90nm.3. Designed BGR and LDO in 0.18um CMOS technology.4. Siliconized design of OPAMP in Bi-CMOS technology having different architectures.5. Designed Loop antenna for car parking system.6. Successfully tested satellite receiver(RF testing)7. Complete exposure to Chip design and Product design cycle.Specialties: OPAMP Circuit Design, Bandgap & LDO Design, IO Circuit Design High Speed Interface Design
Experience
Analog Design Engineer
Mar 2016 — Present · Bangalore, IN
Education
RMIT University
M.E, MICROELECTRONICS
2003 — 2005
Savitribai Phule Pune University
B.E, Electronic & Telecommunication
1999 — 2003
Free Methodist English School,Yavatmal
SSC, Secondary School Certificate
1983 — 1996
Victoria University
M.E, MICROELECTRONICS
2003 — 2005
Skills
- Integrated Circuit Design
- Debugging
- Testing
- Cadence Virtuoso
- Ic
- Cmos
- Integrated Circuits (Ic)
- Analog Design
- Rf Design
- Asic
- Bicmos
- Circuit Design
- Vlsi
- Analog Circuit Design
- Modelsim
- Rf
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.