Pallavi Das
SOC Design Engineer at Intel Corporation
- Role
- Senior Staff Engineer at Samsung Semiconductor
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Pallavi Das
Career Objective:Good understanding various stages of IC Design flow starting from the RTL level to the Signoff stage, with hands-on experience in different Synopsys EDA tools like Design Compiler, IC Compiler-II and DFT Design(Placement, CTS, Routing)Static Timing AnalysisSynthesisBehavioral ModelingVLSI Design -Design Compiler ICC-2 Prime timeCadence Virtuoso and SpectraLT SpiceMATLAB
Experience
Senior Staff Engineer
Nov 2024 — Present · Bangalore Urban, IN
Education
Govt. Girls High School Malkangiri, Odisha
High School, School
2004 — 2005
Biju Patnaik University of Technology
Bachelorâs Degree, Electronics and Telecommunication
2008 — 2011
IIITD
Master of Technology, MTech VLSI and Embedded System
2013 — 2015
Skills
- Matlab
- Cadence Virtuoso
- Ltspice
- Functional Verification
- Embedded Systems
- Code Coverage
- Microcontrollers
- Analog
- Xilinx
- C
- Verilog-Ams
- Xilinx Ise
- Verilog
- System Verilog
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.