Palash Saxena

SOC Design Engineer at Intel Corporation

Role
Soc Design Engineer at Intel
Location
Bengaluru, IN
LinkedIn followers
500 followers

About Palash Saxena

Experienced Public Relations Specialist with a demonstrated history of working in the…

Experience

  1. Soc Design Engineer

    Intel

    Jul 2018 — Present · IN

Education

  • Rajiv Gandhi Prodyogiki Vishwavidyalaya

    Bachelor’s Degree

    2012 — 2016

  • Indian Institute of Technology, Kanpur

    Master of Technology (M.Tech.)

    2016 — 2018

  • Kendriya Vidyalaya

    +2

    2010 — 2012

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Palash Saxena — Soc Design Engineer at Intel in Bengaluru, IN | Unifers