Paban Kumar Saha
Staff Design Engineer, Memory at ARM
- Role
- Staff Design Engineer at Arm
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Paban Kumar Saha
Total 13+ years of experience at VLSI MEMORY design. Design experience in 65nm/28nm/11nm/5nm/2nm node. Design experience in Automotive SRAM. Statistical analysis for bitcell /sense-amp /level-shifter. PPA optimization for High Density/ High Speed SRAM compiler and custom instances. Read/Write Assist circuit implementation and tuning for low voltage domain. Marginality Analysis to confirm robust memory operation. Characterization for Timing/Power/leakage/LVF arcs. Data validation, Data Accuracy and Trend check for compilers. QA on different views. Characterization and verification flow for compiler to reduce cpu footprint.
Experience
Staff Design Engineer
Oct 2022 — Present · Bangalore Urban, IN
Education
College of Engineering and Management,Kolaghat
Bachelor of Technology (B.Tech.), Electronics & Communication Engineering
2007 — 2011
Skills
- Cmos Design
- Tcl
- Cmos Memory Design
- Eda
- Asic
- Verilog
- Cmos
- Sram
- Cadence Virtuoso
- Sram Charecterization
- Cmos Standard Cell Design
- Vlsi
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.