Onkar Desai
Sr Principal Design Engineer, Tensilica IP
- Role
- Sr Principal Design Engineer at Cadence
- Location
- Pune, MH, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Sr Principal Design Engineer
Jan 2026 — Present · Pune, IN
RTL Design for L2 Cache controller
Education
St. Francis Institute Of Technology
Bachelor's Degree, Electronics and Telecommunications Engineering
2006 — 2010
Indian Institute of Technology, Bombay
Master of Technology (M.Tech.), Electronic Systems
2013 — 2016
Skills
- Opencv
- Siebel 7.x
- Pl/Sql
- R
- Xml
- Ni Labview
- Embedded Systems
- Embedded Linux
- Web Services
- Sql
- Python
- Oracle
- Microcontrollers
- C
- Matlab
- Gnu Radio
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.