Nitesh B Suryavanshi
Associate II @ Capgemini Engineering | Analog / Mixed Signal Verification and Design
- Role
- Associate Ii at Capgemini Engineering
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
About Nitesh B Suryavanshi
I have experience in Post-Silicon Validation, PCB Schematic & Layout Verification and Analog/IO Verification- I am an Electronics Engineer who is comfortable in Electronics fundamentals such as Analog Design, Digital Design, Circuit Theory, Signal Processing, Mathematics and have experience with software/tools like SPICE, MATLAB and Python coding- I have good communication skills, interpersonal skills and I have an interest to learn continuously- Have knowledge of analog IC design fundamentals and basic analog circuit topologies such as current mirrors/current sources and differential amplifiers. I also have a fair amount of knowledge and understanding of BJT, MOSFET and FINFET transistors and Op-amps.
Experience
Associate Ii
Jul 2022 — Present · Bengaluru, IN
Analog Circuit / Mixed Signal Verification and Design working at client companies.
Education
Manasarowar Pushkarini Vidyashrama - Mysore India
School
RV College Of Engineering
Master of Technology, Digital Communication
2016 — 2018
Indian Institute of Science (IISc)
Post Graduate Certificate, VLSI Chip Design
St. Mary's - Boston England United Kingdom
Primary School
St. Johns - Rochdale England United Kingdom
Primary School
Ramaiah Institute Of Technology
Bachelor's degree, Electronics and Communication
2011 — 2015
St.Brendans - Sligo Ireland
Primary School
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.