Navya Mandalapu

Design Verification

Role
Hardware Engineer at Intel
Location
San Jose, CA, US
LinkedIn followers
500 followers

About Navya Mandalapu

Modern worlds wide usage of bits 1\'s and 0\'s and transmission of these bits as data amazed me, as a result my thoughts were focused on pursuing higher education in digital electronics which offered me innumerable choices of specialization. All digital circuits today are being made on INTEGRATED CIRCUITS.There is a huge design cycle that goes on between Specification, Architecture, Logic Design, Circuit Design, Layout, Floor planning, Verification, Timing, Signal Integrity, and more. Digital design is very interesting field where there is scope to visualize how things work internally inside our PC\'s, at the same time it is more challenging too.

Experience

  1. Hardware Engineer

    Intel

    May 2015 — Present · Santa Clara, CA, US

Education

  • Portland State University

    Master's Degree, Electrical and Computer Engineering

    2013 — 2015

  • Sir C.R.R College of Engineering (Affiliated to ANDHRA UNIVERSITY)

    Bachelor's Degree, Electrical, Electronics and Communications Engineering

    2008 — 2012

Skills

  • Vhdl
  • C
  • Programming
  • Graphic Design
  • English
  • Time Management
  • Matlab
  • Visual Basic
  • Linux
  • Modelsim
  • C
  • Circuit Design
  • C#
  • Very-Large-Scale Integration (Vlsi)
  • Computer Architecture
  • Verilog
  • Microsoft Word
  • Research
  • Integrated Circuit Design
  • Microsoft Excel
  • Microsoft Office
  • Vlsi
  • Teamwork

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Navya Mandalapu — Hardware Engineer at Intel in San Jose, CA, US | Unifers