Naveenkumar Mohan
VLSI Design Engineer 1 at Tessolve
- Role
- Design Engineer at Tessolve
- Location
- Puducherry, IN
- LinkedIn followers
- 500 followers
About Naveenkumar Mohan
RTL Design engineer with experience in - RTL Design with Design document development…
Experience
Design Engineer
Sep 2025 — Present · CA
Client : NXP semiconductors Role : Design checks for Peripheral Sub system for MANTA SoC• Lint and RDC analysis and delivery for peripheral sub system to Manta SoC.• Collaborate with IP teams on the design check issues occurring at sub system level and analyse the effect and clean up.• Collaborate with SoC team to extend support on sub system issues arising with SoC integration.• RDC Constraints development as per design requirement.
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.