Musthaq Mohammed
IP Design Verification Engineer
- Role
- Ip Design Verification Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Musthaq Mohammed
Professional Expertise in development of Pre-Silicon Validation.
Experience
Ip Design Verification Engineer
Mar 2024 — Present
Skills
- Network Architecture
- Static Timing Analysis
- Digital Electronics
- Logic Design
- Rtl Verification
- Amba Ahb
- Field-Programmable Gate Arrays (Fpga)
- Gigabit-Capable Passive Optical Network (Gpon)
- Cadence Virtuoso
- Modelsim
- Application-Specific Integrated Circuits (Asic)
- Xilinx
- Systemverilog
- Questa
- Open Verification Methodology
- Very-Large-Scale Integration (Vlsi)
- 10gepon
- Rtl Coding
- Fpga
- Asic
- Uvm
- Xilinx Ise
- 10g Ethernet
- Vlsi
- Ethernet
- Code Coverage
- Rtl Design
- Cmos
- Functional Verification
- Assertion Based Verification
- Integrated Circuit Design
- Universal Verification Methodology (Uvm)
- Epon
- Verilog
- Xgpon
- Perl
- Eda
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.