Mukesh Yerraboina
VLSI Design & Verification Professional | AXI4 | PCIE | UVM & SystemVerilog Expert | ASIC/FPGA Verification Enthusiastic | Innovating for Top Product Companies
- Role
- Design Verification Engineer at Semaitech
- Location
- Hyderabad, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Mukesh Yerraboina
DV Engineer at SEMAITECH Pvt ltd -Trained as DV Engineer at SumedhaIT, a leading…
Experience
Design Verification Engineer
Jan 2025 — Present · Hyderabad, IN
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.