Mohamed Ashfak Mohamed Nazim
Senior IP Design Engineer at Intel Corporation
- Role
- Senior Ip Design Engineer at Intel
- Location
- Hillsboro, OR, US
- LinkedIn followers
- 500 followers
About Mohamed Ashfak Mohamed Nazim
Digital Design Engineer with a good knowledge of complete ASIC design cycle. Experienced in the design of SERDES PHY, DSP algorithms, DDR PHY, Power Management Unit, Design for Debug (DFX) etc. Ability to engineer solutions to complex problems quickly.Skills : ASIC RTL Design, Digital Logic design, Computer ArchitectureH/W Languages : Verilog, System Verilog, VHDL, C++Scripting Languages : PERL, Python, Shell, Tcl EDA Tools : VCS, Formality, Design Compiler (DC), ICC, Virtuoso, SPICE, SpyglassProtocol : DDR3/4, LPDDR3/4, APB, AXI, PCIe, JTAG, Ethernet
Experience
Senior Ip Design Engineer
May 2017 — Present
Senior designer for SERDES PHY - Implemented receiver equalization algorithms and various DSP functions- Designed receiver built in self test (BIST) aligner and pattern checker to calculate Bit Error Rate- Worked with multiple cross-functional team, to help them with integration and debug failures
Education
Illinois Institute of Technology
M.S, Electrical Engineering
2010 — 2012
Madras Institute of Technology, Anna University
B.E, Electronics and Communication Engineering
2006 — 2010
Skills
- Verilog
- Vhdl
- Asic
- Perl
- Computer Architecture
- Synopsys Tools
- Modelsim
- Circuit Design
- Xilinx
- Matlab
- C
- Cmos
- Rtl Design
- Cadence Virtuoso
- Digital Hardware Design
- C++
- Systemverilog
- Tcl
- Integrated Circuit Design
- Eda
- Python
- Algorithms
- Functional Verification
- Mixed-Signal Ic Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.