Michael Kerick
- Role
- Validation Engineer at Intel
- Location
- Marlborough, MA, US
- LinkedIn followers
- 500 followers
About Michael Kerick
Throughout the course of my career, I have demonstrated proven expertise in consumer…
Experience
Validation Engineer
Oct 2022 — Present
DDR5 PHY Post-silicon Validation
Education
DeVry University
Bachelor of Science, Electronics Engineering Technology
Skills
- Ic
- Vlsi
- Circuit Design
- Validation
- Hardware Architecture
- Sata
- Hdd
- Solid-State Drive (Ssd)
- Microprocessors
- Ssd Validation
- Python
- Test Automation
- Debugging
- Product Engineering
- Analog
- Soc
- Eda
- Semiconductor Industry
- Silicon
- Serdes
- Microcontrollers
- Timing Closure
- Cmos
- Analog Circuit Design
- Digital Signal Processors
- Pll
- Mixed Signal
- Schematic Capture
- Rf
- Testing
- Failure Analysis
- Pcb Design
- Test Engineering
- Physical Design
- Static Timing Analysis
- Test Equipment
- Functional Verification
- Semiconductors
- Simulations
- Integrated Circuit Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.