Mehanaj Shireen
FPGA Prototyping | Emulation Engineer
- Role
- Emulation Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Mehanaj Shireen
FPGA Prototyping and Emulation Engineer with over 5 years of experience in ASIC/FPGA RTL design, integration, prototyping, emulation, and validation of IPs and SoCs. Proficient in leveraging the Synopsys HAPS platform for FPGA prototyping of complex designs. Skilled in design flows using ISE/Vivado, Altera, and Synopsys tools (VCS, Verdi, Protocompiler, Core Assembler, etc.), delivering efficient, reliable, and high-quality RTL implementations.
Experience
Emulation Engineer
Aug 2025 — Present · Bengaluru, IN
Education
Maulana Azad National Institute of Technology
M.Tech, Digital Communication
2019 — 2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.