Mayank Raj
AMD Fellow | Manger Silicon Design
- Role
- Member of Technical Program Committee at Ieee Custom Integrated Circuits Conference
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Mayank Raj
Specialties:Mixed-signal integrated circuit design. Photonic chip design. High‐performance mixed‐signal integrated circuits for high‐speed and low‐power optical and electrical chip to chip interconnects.
Experience
Member of Technical Program Committee
Ieee Custom Integrated Circuits Conference
Aug 2017 — Present
Member of TPC for Wireline
Education
Indian Institute of Technology, Kanpur
Bachelor's Degree, Electrical and Electronics Engineering
2004 — 2008
Caltech
Doctor of Philosophy (PhD), Electrical and Electronics Engineering
2009 — 2014
Caltech
Master of Science (M.S.), Electrical and Electronics Engineering
2008 — 2009
Skills
- Optics
- Verilog
- Cadence Virtuoso
- Semiconductor Industry
- Vcsel
- C
- Electrical Engineering
- Silicon
- Research and Development (R&D)
- Analog Circuit Design
- Very-Large-Scale Integration (Vlsi)
- Simulink
- System on a Chip (Soc)
- Cadence
- Ic
- Cmos
- Integrated Circuits (Ic)
- Electronics
- Simulations
- Transmitter Equalization
- Mixed Signal
- Circuit Design
- Injection Locked Circuits
- Mixed-Signal Ic Design
- Matlab
- Semiconductors
- Integrated Circuit Design
- Clock Distribution
- On Chip Noise Measurement
- Pll
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.