Mayank Balodi
Design Engineer at NXP Semiconductors
- Role
- Design Engineer at 恩智浦半导体
- Location
- Pune, MH, IN
- LinkedIn followers
- 500 followers
About Mayank Balodi
Working on CDC verification for a low power wifi solution- Developed an AHB protocol based slave interface and contributed to UVM based verification environment - Worked on FPGA design solutions, Cadence virtuoso and Embedded development environment- Wrote an IP for I2C protocol in verilog using Xilinx vivado for multicycle read and write operations- Simulated a 32 bit CISC processor in modelsim- Simulated an 8-bit MIPS processor with 4 stage pipeline in modelsim, capable of handling data and control hazards- Simulated a data and clock recovery circuit on Cadence virtuoso capable of attaining 10Gbps clock speed.
Experience
Design Engineer
Dec 2019 — Present · Pune, IN
Education
Dehradun Institute of Technology
Bachelor of Technology (B.Tech.)
2007 — 2011
Birla Institute of Technology and Science, Pilani
Master of Engineering - MEng
2017 — 2019
Skills
- Ejb
- Weblogic
- Java Enterprise Edition
- Servlets
- Jdbc
- Core Java
- Unix Shell Scripting
- Java
- Oracle
- Jms
- Spring
- Eclipse
- Jsp
- J2ee Application Development
- Tomcat
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.