Mark Pirner
Design Verification Engineer @高通
Signup · Get unlimited contacts
WORK HISTORY
Design Verification Engineer @高通
Markham, ON, CA
Display IP Team
EDUCATION
Port Credit Secondary School
Regional Sci-Tech Diploma
University of Toronto
Bachelor of Applied Science - BASc, Computer Engineering
ABOUT MARK PIRNER
I am going into my junior year in Computer Engineering at the University of Toronto, specializing in digital systems design and parallel programming. Last summer I worked as a Software Engineering Intern at Entegra, and I currently work as a Design Verification Engineering Intern at Qualcomm and concurrently work as Planning Lead for UofT\'s Formula Racing Team’s autonomous vehicle. Driven by a passion for continuous learning, I have completed several courses focused on Computer Architecture, hands-on FPGA development, Circuit Analysis, and embedded software. I am proficient in Verilog, VHDL, TCL, C, C++, C#, and have experience designing digital systems on FPGA and creating back-end systems for real time and other applications. I am enthusiastic about applying my skills in hardware design to tackle challenges and foster innovation in the field. I am eager to contribute to impactful projects and collaborate with teams that share my dedication to learning and advancing technology.
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.