Mark Sikkink
Architecture | ASIC | Logic Design | Circuits and Systems | IP Developer | PHY | Signal Integrity | Mixed-Signal
- Role
- Sr Principal Engineer at Hewlett Packard Enterprise
- Location
- Eau Claire-Menomonie, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Mark Sikkink
Senior circuit and system engineer with a proven track record of solving complex…
Experience
Sr Principal Engineer
Nov 2024 — Present
Education
University of Minnesota-Twin Cities
Bachelor of Science
University of Minnesota
Master of Science
Skills
- Integrated Circuit Design
- Problem Solving
- Serdes
- Perl
- Eda
- Member of Ieee
- Design Verification Testing
- Matlab
- Physical Layer
- Analog Design
- Oscilloscope
- Cdrs
- Equalization
- Dll
- Infiniband
- Analog Circuit Design
- Resiliency
- Clocking
- Time-Frequency Analysis
- Signal Integrity
- Data Coding
- Timing Closure
- Mixed Signal
- Standard Cell
- Static Timing Analysis
- Jitter
- Noc
- Flow Control
- Statistical Modeling
- Verilog
- Tcl
- Ras
- Cdc
- Perforce
- Serial Protocols
- Repeaters
- Computer Hardware
- Logic Synthesis
- Computer Architecture
- Clock Distribution
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.