Xavy

IP Logic Design Engineer at Intel Corporation

Role
Ip Logic Design Engineer at Intel
Location
Bengaluru, KA, IN
LinkedIn followers
500 followers

About Xavy

With a robust background in electronics design and technology, my tenure as a VLSI…

Experience

  1. Ip Logic Design Engineer

    Intel

    Jun 2025 — Present · Bengaluru, IN

Education

  • NIELIT ,Calicut

    Master of Technology (MTech)

    2016 — 2017

  • GOVERNMENT ENGINEERING COLLEGE, SREEKRISHNAPURAM

    Bachelor of Technology (BTech)

    2012 — 2016

Skills

  • Public Speaking
  • C++
  • Management
  • Arm Cortex-M
  • Leadership
  • Research
  • Python
  • Pcb Design
  • Microsoft Excel
  • Powerpoint
  • Verilog
  • Microsoft Office
  • Bash
  • Embedded C
  • Vhdl
  • Microsoft Word
  • Project Management
  • Customer Service

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Xavy — Ip Logic Design Engineer at Intel in Bengaluru, KA, IN | Unifers