Manojini Chatla
VLSI engineer | PD engineer | static timing analysis | signoff checks | Antenna | Full chip pv checks | EM/IR
- Role
- Physical Design Engineer at Tech Mahindra
- Location
- Visakhapatnam, AP, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Manojini Chatla
strong in floorplan and placement physical design engineer strong in lvs and erc as…
Experience
Physical Design Engineer
Apr 2024 — Present · Andhra Pradesh, IN
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.