Manikanta Mandhati

ASIC Physical Design Engineer Trainee at VLSI FIRST HYDERABAD | 2024 ECE Graduate

Role
Asic Physical Design Engineer at Vlsi First
Location
Hyderabad, TG, IN
LinkedIn followers
500 followers

About Manikanta Mandhati

As a fresher in VLSI Physical Design, I am actively seeking opportunities to start my career in the semiconductor industry. I have hands-on project experience using Synopsys tools on advanced technology nodes including 14nm and 32nm. My work involved key stages of the physical design flow such as Floorplanning, Powerplanning, Placement, Clock Tree Synthesis, and Routing. I have contributed to projects with multi-clock domains and macro integrations, gaining practical understanding of real-time challenges and solutions in deep sub-micron technologies. I am eager to apply my skills in a dynamic environment and grow as a physical design engineer.

Experience

  1. Asic Physical Design Engineer

    Vlsi First

    Mar 2025 — Present · Hyderabad, IN

Education

  • Sathyabama Institute of Science & Technology, Chennai

    Bachelor of Engineering - BE, Electronics and communication Engineering

  • Sathyabama University

    Bachelor of Engineering - BE, Electrical, Electronics and Communications Engineering

    2020

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.