Manasi Patil

Role
Silicon Design Engineer 2 at AMD
Location
San Francisco, CA, US
LinkedIn followers
500 followers

Experience

  1. Silicon Design Engineer 2

    AMD

    May 2023 — Present

Education

  • Portland State University

    Master's degree, Electrical and Computer Engineering

    2019 — 2021

  • Vidyavardhini's College of Engineering and Technology

    Bachelor of Engineering - BE, Electronics and Telecommunication Engineering

    2015 — 2019

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Manasi Patil — Silicon Design Engineer 2 at AMD in San Francisco, CA, US | Unifers