Madhu Mamindla

Client @AMD

Hyderabad, TG, IN
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Apr 2025 — Present

Client @AMD

View department →

Hyderabad, IN

EDUCATION

N/A

Trinity junior college

intermediate , MPC

N/A

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD COLLEGE OF ENGINEERING MANTHANI

Bachelor of Technology - BTech, Electrical and Electronics Engineering

N/A

Vignana vardhini high school

SSC

N/A

VEDA INSTITUTE OF INFORMATION TECHNOLOGY PRIVATE LIMITED

Bachelor of Technology - BTech, (IRPT) VLSI

ABOUT MADHU MAMINDLA

VLSI Engineer specializing in Static Timing Analysis (STA), synthesis, and timing constraints, with 3+ years of industry experience. Proficient in constraint creation/debug, timing analysis across corners and modes, and resolving setup/hold violations at block and SoC level.Experienced in working with industry‑standard STA and synthesis flows, clocking strategies. Adept at collaborating with frontend, physical design teams to achieve robust timing closure and successful tape‑outs.

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Madhu Mamindla — Client at AMD in Hyderabad, TG, IN | Unifers