Kumar Sharma
Mixed Signal Design Verification Engineer at Intel Corporation
- Role
- Mixed Signal Design Verification Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Mixed Signal Design Verification Engineer
Aug 2025 — Present · Bengaluru, IN
To verify MPTU with respect to DDR protocols.
Education
Sri Revana Siddeshwara Institute of Technology
BE, Electronics and Communication
2006 — 2010
Skills
- Usb
- Co-Simulation
- Pcie
- Specman E
- Rtl Verification Using System Verilog
- Gls
- Pagls
- Rtl Design Using Verilog
- Bif(Bus Interface)
- Rtl Design
- C/C++
- Rtl Verification
- Verilog
- Functional Verification
- Mipi M-Phy
- Systemverilog
- Debugging
- Amba Ahb
- Good Understanding of Asic Flow
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.