Krishnendu Banik
Senior RTL Design Engineer
- Role
- Senior Rtl Design Engineer at Ignitarium
- Location
- Kolkata, WB, IN
- LinkedIn followers
- 500 followers
About Krishnendu Banik
I am a working professional as a Digital Design Engineer having experience in implementing FPGA based DSP algorithm in ZYNQ Ultrascale+ mpsoc and rfsoc FPGA environment, performing board bring up procedures and developing test scripts for validation. I also worked on FuSa(functional safety) related project for automotive SoC. Experienced in CDC Verification, Lint checks, DSP Algorithms, Verilog, VHDL, post synthesis debugging, Power aware design implementations, FPGA Debug, timing analysis, board bring up, test/automation scripts (TCL), FPGA validation.
Experience
Senior Rtl Design Engineer
Dec 2024 — Present
Education
Neotia Institute Of Technology, Management and Science (Formerly ITME)
B.Tech., Electronics and Communications Engineering
2015 — 2019
Vellore Institute of Technology
M. Tech. , VLSI Design
2020 — 2022
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.