Kranthi Kumar
SoC Design Engineer at Intel Corporation
- Role
- Soc Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Kranthi Kumar
Specialties: Languages : Verilog,System Verilog,Methodologies: OVM,UVMTools :Cadence:Ncsim,IMC,ICCR,VManager, Vplanner
Experience
Soc Design Engineer
Jan 2021 — Present · Bengaluru, IN
Education
Jawaharlal Nehru Technological University
Bachelor of Technology (BTech), Electronics and Communications Engineering
2004 — 2008
Intermediate Vikas Junior College
S.S.C. Chaithanya High School
2002 — 2004
SREE VIDYANIKETHAN ENGINEERING COLLEGE
Btech, ELECTRONICS AND COMMUNICATION ENGINEERING
2004 — 2008
Skills
- Orcad
- Quartus
- Application-Specific Integrated Circuits (Asic)
- Computer Architecture
- Ncsim
- Asic
- Xilinx
- Systemverilog
- Verilog
- Cmos
- Integrated Circuits (Ic)
- Very-Large-Scale Integration (Vlsi)
- Vhdl
- Modelsim
- Static Timing Analysis
- Cadence
- Ic
- Integrated Circuit Design
- Functional Verification
- Cadence Virtuoso
- Physical Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.