Kranthi Kiran Katragadda
Director of Engineering, Cpu-dv @Qualcomm
Signup · Get unlimited contacts
WORK HISTORY
Director of Engineering, Cpu-dv @Qualcomm
Santa Clara, CA, US
As the Director of Engineering at Qualcomm, I lead various aspects of CPU development and delivery for diverse SoCs across multiple market segments, including Mobile, Desktop, Server, and Automotive. I have created and implemented innovative methodologies and tools that greatly improve the quality of RTL (Register Transfer Level) and DV (Design Verification) processes.Key areas of leadership in CPU development include-**CPU Cache Design Verification**: Led initiatives to enhance design verification processes, ensuring high-quality and reliable CPU cache performance-**CPU Emulation**: Established and maintained a robust CPU emulation framework from the ground up, optimizing performance throughout multiple project life cycles-**RTL and DV Methodology**: Developed comprehensive methodologies that streamline RTL design and verification, resulting in improved efficiency and effectiveness in development-**Synthesizable Transactors**: Engineered high-performance synthesizable transactors and platforms that support accelerated emulation throughput, facilitating faster design iterations-**Architectural Checkers**: Designed and implemented architectural checkers to ensure rigorous verification and validation of CPU architecture.
EDUCATION
Jawaharlal Nehru Technological University
B Tech, Electronics and Communication Engineering
Govt Polytechnic Mahboob Nagar
Diploma, Electronics and Communications Engineering
Jawaharlal Nehru Technological University
MS, VLSI
SKILLS
ABOUT KRANTHI KIRAN KATRAGADDA
Digital verification lead with good knowledge in entire front end digital IC design flow and good knowledge of embedded processors.Strong expertise in verifying coherency and cache controllers.Strong expertise in identifying and developing automation infrastructure.Strong expertise in architecting test benches for block level and chip level designs.Specialties: HDL/HVL: Systemverilog, Verilog, VHDL, SystemCVerification Methodologies: UVMLanguage Expertise: C, C++,Scripting Expertise: PERL, Python, TCL, ShellTool Expertise: Simulation tools from all vendors, Design compiler, RTL-compiler, Xilinx FPGA tools, TestKompress
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.