Kousik Dan
Core IFB Unit Verification Engineer at IBM
- Role
- Advisory Engineer at IBM
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Kousik Dan
I am an organized, detail-oriented, and conscientious self-starter, able to strategist and prioritize effectively to accomplish multiple tasks and stay calm under pressure. I am seeking a position to utilize my skills and abilities in the organization that offers professional growth while being innovative, flexible and resourceful. Seven years of experience in RTL Verification domain [7yr Work+ 1yr Internship] Internship at STMicroelectronics Pvt. Ltd, Noida [1 year] Pursued M.Tech from NIT Calicut, Kerala in \'Microelectronics and VLSI Design\' specializationAreas of Design SystemVerilog, VHDL, Verilog, C++IP Verification i. Constrained random verification,ii. Coverage driven Functional/Protocol verification,iv. Assertion based verification,v. Regression Mechanism,vi. Formal Verification,vii. Portable stimulus verification Protocols AMBA AXI, APB, UART, PIB[IBM Internal], PCB[IBM Internal], GIF, PowerBus[IBM Internal] Technical HDL VHDL, Verilog HVL SystemVerilog, C++ Verification Methodology UVM, Fusion[IBM Internal], Formal, Portable stimulus verification Methodology[Trek] Bus Protocols AMBA AXI3, AXI4, APB, PIB[IBM Internal], PCB[IBM Internal], GIF, PowerBus[IBM Internal] Communication Protocol UART Scripting Language Perl, Python, UNIX Shell Scripting Tools cadence incisiv, cadence IMC, cadence incisive vManager, Xilinx ISE 13.2 Skills Functional Verification, Constrained-random verification, Assertion base verification, Coverage Analysis, regression mechanism, DES, Formal Verification
Experience
Advisory Engineer
May 2023 — Present
Education
West Bengal University of Technology, Kolkata
Bachelor of Technology (B.Tech.), Electronics & Communication
2007 — 2012
National Institute of Technology Calicut
Master of Technology (M.Tech.), Microelectronics & VLSI
2013 — 2015
Skills
- Perl
- Embedded Systems
- Xilinx Ise
- Ltspice
- Systemverilog
- Matlab
- Rtl Verification
- Uvm
- Very-Large-Scale Integration (Vlsi)
- Functional Verification
- Application-Specific Integrated Circuits (Asic)
- Microsoft Office
- Vlsi
- Cadence Virtuoso
- Unix
- Amba
- Rtl Design
- Asic
- Cadence
- Verilog
- Pspice
- Vhdl
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.